Abstract -A circuit modeling drain-lag effects has been added in a non-linear electrothermal model for AlGaN/GaN HEMTs. Modeling these trapping effects allows a better description of the I-V characteristics of measured devices as well as their large-signal characteristics. This drain-lag model is well suited to preserve the convergence capabilities and the simulation times of the non linear models of theses devices. This paper presents our drain-lag modeling approach, the implementation of the model in CAD software, its operating mode, and also the parameters extraction from measurements. Then, significant comparison results will be reported on pulsed IV and large signal measurements with an AlGaN/GaN HEMT transistor.
I. INTRODUCTION
Recently, some foundries began to commercialize AlGaN/GaN HEMTs, showing excellent performances for high power and high frequencies applications, thanks to their very high breakdown voltages and their high sheet carrier densities.
But these components, presenting on one hand free surfaces located a few nanometers above the channel and having on the other hand no additional doping, are very sensitive to the trapping effects. Some techniques, like surface passivation, have been found or borrowed to the GaAs I4EMT and MESFET technologies to reduce the impact of these traps. But some trapping effects, originating in inherent material characteristics like lattice mismatches -at the origin of dislocations-are more difficult to reduce.
The gate-lag effects are attributed to the surface traps and the drain-lag effects to buffer or substrate traps [1] [2] . Many measurements validated this point: techniques of surfaces passivations are now very efficient and we can notice that gate-lag effects are quasi-removed on the up to date devices. Nevertheless, drain-lag effects represent a big issue, as they imply current transients harmful to power and linearity characteristics.
However, there is a need for non-linear models of these devices, and hence some solutions have been proposed to deal with modeling dispersion effects on transconductance and on output characteristics in FETs [3] [4] [5] due to drain-lag effects during transient simulations. The circuit presented here takes into account these effects but also separates the capture and emission process, which leads to a better description of the pulsed IV and large signal characteristics obtained by harmonic balance simulations. Our method also enables an easy implementation in CAD software, and preserves the convergence capabilities and the simulations times of the devices non-linear models.
II. DESCRIPTION OF THE DRAIN LAG EFFECTS
The term "drain-lag" is used to describe the slow transient response of the drain current when the drain-source voltage is pulsed.
When the voltage within the pulse is higher than the quiescent bias point one, the traps capture free charges. This phenomenon is very fast, compared to the typical lengths of the pulses.
When the voltage within the pulse is lower than the quiescent bias point, the traps release their charges. The process duration can be very large (about a few seconds in some cases).
As free carriers are captured or released, they do not take part to the output current instantaneously. This phenomenon is at the origin of current transients, as illustrated on the fig. 1 , and induces a dispersion of the devices power characteristics. Drain-lag effects can be considered as self-backgating effects, as they are caused by deep traps beneath the channel: the space charge area created by these traps acts as a virtual gate by constricting it, and so adds a contribution to pinch the transistor off [6] [7] . Hence, the drain voltage transients are equivalent to a virtual gate voltage transient and a fortiori to a gate-source voltage transient. We will use this analogy in our model. A one-trap drain-lag model schematic is given at fig 2. but the equation we exactly use is: k, =kreel nGmDc.((above(vL/, 01,VPinchof0f) VPnch off)) (5) The function above works in the following way: If Vgs< Vpinch off, then Vgs=Vpinch off, else Vgs (6) The smooth transition between the two slopes is tuned by the second parameter (here equal to 0.1). An equation based on a tanh can also be used. The form of kn is showed at fig 3. 10- The parameter GmDc in (3) is obtained from DC IV curves (at low Vds to limit thermal reduction of GmDc) or pulsed IV curves with a quiescent bias point of VdsO=OV, i.e. when trapping effects do not appear (see paragraph V). The Rfill value is fixed at a small value, as we consider that the filling ofthe traps is very fast (<50 ns).
+ V. PULSED I-V CHARACTERIZATION OF THE TRANSISTOR

A. Measurements description
In order to characterize the traps, pulsed IV measurements were performed at ambient temperature. The choice of the quiescent bias point allows to observe the trapping effects on the output current and even to discern gate-lag from drain-lag effects. The method has already been described in [8] . We can focus on three configurations: 1) If the quiescent bias point is Vgs=0= V and Vds=0= V, the classical IV curves measurement implies that Vgs is pulsed down and Vds is pulsed up. Hence, both gate-and drain-lag related traps are filling. Considering that the filling of the traps is very fast compared to pulses duration, the traps state is that of the bias during pulse.
2) If the quiescent bias point is, for example, VgsO=-6V (when the device is pinched-off) and VdsO=OV, the gate source and the drain source voltages are pulsed up during the measurement. Hence, the traps commanded by gate-source voltage are filling (fast), and the traps commanded by drainsource voltage are emptying (slowly). We can conclude that inside the pulse, the traps commanded by gate-source voltage remain in the same state they had at quiescent bias point, and the traps commanded by the drain-source voltage have changed state and are now in the state of the pulse bias.
3) If the quiescent bias point is, for example, VgsO=-6 V (pinched-off) and VdsO=25 V, the drain source voltage is pulsed down for the measurement points where Vds< 25 V and pulsed up for Vds>25V. Considering that the traps discharge is very slow compared to the duration of the pulses, the traps state inside a pulse is that of the quiescent bias point for Vds<25 V. Note that we took care of maintaining the output current equal to 0 A. at quiescent bias points and that we chose the length of the pulses as short as possible to avoid thermal effects and their influence on output current.
These measurements allow us to discriminate traps and even gate-from drain-lag related traps: by comparing the measurement described in 1) with the measurement described in 2), we note that only gate bias changed and thus we observe the influence of gate-lag effects. By comparing 2) with 3), only the drain bias changed and we observe the influence of drain-lag effects. The IV networks showed fig.5 were measured on a 2x5Oim AlGaN/GaN IIEMT. On the first graph are superimposed two IV Networks corresponding to cases 1) and 2) and showing that gate-lag effects. On the second graph are compared cases 2) and 3) showing drain-lag effects.
This device has negligible gate-lag effects, which shows that the passivation layer is very efficient, but the drain-lag effects are important, inducing a large drain current dispersion and a knee voltage increasing. 
VI. MODEL VALIDATION ON PULSED I-V AND LARGE SIGNAL MEASUREMENTS
The AlGaN/GaN fIEMT model used here has already been presented in [9] . However, the drain-lag subcircuit we present here could be implemented in any model, as it just impacts on the gate-source voltage at the input of the current source.
A. I-V simulations Fig. 6 shows the influence of the trapping effects on pulsed IV characteristics. Measurements corresponding to case 3) are first compared to pulsed IV simulations at the same quiescent bias point, and then to simulations at a bias point corresponding to case 1). This latter case corresponds to the results we would obtain for all the quiescent bias points if the trapping model were inactivated. We can remark that the trapping model allows reproducing the current dispersion and the knee voltage increase due to drainlag effects. The large decreases of the load cycles excursions during large signal operations induced by these phenomena have a significant influence on power characteristics. Thus, it is very important to reproduce them well, as we can see in the following chapter. What is to notice is that the measured DC output current decreases when the input power increases and increases after (when power saturation begins). This phenomenon is impossible to fit without the drain-lag model, which leads to an important error on this parameter. Drain-lag effects also induce a decrease of the output power and the gain. The PAE is increased and hence better fitted as it directly depends on the DC output current. Broadly, the power characteristics are better reproduced.
VII. CONCLUSION
A subcircuit modeling drain-lag by modifying the gatesource voltage at the input of the current source was presented. A very similar circuit can be used for gate-lag modeling by replacing the Vds dependence by a Vgs one, inverting the diodes terminals and choosing negative traps amplitudes. The latter circuit can be useful when devices present strong gatelag effects, inducing a slower increase of the DC component of the drain current at the compression. This circuit can be implemented on I4EMTs and even MESFETs models. Its simplicity allows extracting quite fast the circuit parameters, with a few measurements. 
